Attachment 294436 Details for Bug 428283 – Xorg.21.log

Xorg.21.log

Xorg.21.log (text/plain), 67.24 KB, created by Matěj Cepl on 2008-02-08 23:54:34 UTC

(hide)

Description:

Filename:

MIME Type:

Creator: Matěj Cepl

Created: 2008-02-08 23:54:34 UTC

Size: 67.24 KB

patch

obsolete

>
>X Window System Version 1.3.0
>Release Date: 19 April 2007
>X Protocol Version 11, Revision 0, Release 1.3
>Build Operating System: Fedora 8 Red Hat, Inc.
>Current Operating System: Linux viklef.ceplovi.cz 2.6.23.14-107.fc8 #1 SMP Mon Jan 14 21:37:30 EST 2008 i686
>Build Date: 21 January 2008
>Build ID: xorg-x11-server 1.3.0.0-40.fc8 
>	Before reporting problems, check http://wiki.x.org
>	to make sure that you have the latest version.
>Module Loader present
>Markers: (--) probed, (**) from config file, (==) default setting,
>	(++) from command line, (!!) notice, (II) informational,
>	(WW) warning, (EE) error, (NI) not implemented, (??) unknown.
>(==) Log file: "/var/log/Xorg.21.log", Time: Sat Feb  2 14:33:41 2008
>(==) Using config file: "/etc/X11/xorg.conf"
>(==) ServerLayout "single head configuration"
>(**) |-->Screen "Screen0" (0)
>(**) |   |-->Monitor "<default monitor>"
>(**) |   |-->Device "Videocard0"
>(WW) No monitor specified for screen "Screen0".
>	Using a default monitor configuration.
>(**) |-->Input Device "Keyboard0"
>(**) |-->Input Device "Synaptics"
>(II) No default mouse found, adding one
>(**) |-->Input Device "<default pointer>"
>(WW) No FontPath specified.  Using compiled-in default.
>(==) FontPath set to:
>	catalogue:/etc/X11/fontpath.d,
>	built-ins
>(==) RgbPath set to "/usr/share/X11/rgb"
>(==) ModulePath set to "/usr/lib/xorg/modules"
>(WW) Open ACPI failed (/var/run/acpid.socket) (No such file or directory)
>(II) No APM support in BIOS or kernel
>(II) Loader magic: 0x820ce60
>(II) Module ABI versions:
>	X.Org ANSI C Emulation: 0.3
>	X.Org Video Driver: 1.2
>	X.Org XInput driver : 0.7
>	X.Org Server Extension : 0.3
>	X.Org Font Renderer : 0.5
>(II) Loader running on linux
>(II) LoadModule: "pcidata"
>(II) Loading /usr/lib/xorg/modules//libpcidata.so
>(II) Module pcidata: vendor="X.Org Foundation"
>	compiled for 1.3.0, module version = 1.0.0
>	ABI class: X.Org Video Driver, version 1.2
>(++) using VT number 9
>
>(II) PCI: PCI scan (all values are in hex)
>(II) PCI: 00:00:0: chip 8086,2a00 card 103c,30c0 rev 0c class 06,00,00 hdr 00
>(II) PCI: 00:02:0: chip 8086,2a02 card 103c,30c0 rev 0c class 03,00,00 hdr 80
>(II) PCI: 00:02:1: chip 8086,2a03 card 103c,30c0 rev 0c class 03,80,00 hdr 80
>(II) PCI: 00:1a:0: chip 8086,2834 card 103c,30c0 rev 03 class 0c,03,00 hdr 80
>(II) PCI: 00:1a:1: chip 8086,2835 card 103c,30c0 rev 03 class 0c,03,00 hdr 00
>(II) PCI: 00:1a:7: chip 8086,283a card 103c,30c0 rev 03 class 0c,03,20 hdr 00
>(II) PCI: 00:1b:0: chip 8086,284b card 103c,30c0 rev 03 class 04,03,00 hdr 00
>(II) PCI: 00:1c:0: chip 8086,283f card 0000,0000 rev 03 class 06,04,00 hdr 81
>(II) PCI: 00:1c:1: chip 8086,2841 card 0000,0000 rev 03 class 06,04,00 hdr 81
>(II) PCI: 00:1c:2: chip 8086,2843 card 0000,0000 rev 03 class 06,04,00 hdr 81
>(II) PCI: 00:1c:4: chip 8086,2847 card 0000,0000 rev 03 class 06,04,00 hdr 81
>(II) PCI: 00:1d:0: chip 8086,2830 card 103c,30c0 rev 03 class 0c,03,00 hdr 80
>(II) PCI: 00:1d:1: chip 8086,2831 card 103c,30c0 rev 03 class 0c,03,00 hdr 00
>(II) PCI: 00:1d:2: chip 8086,2832 card 103c,30c0 rev 03 class 0c,03,00 hdr 00
>(II) PCI: 00:1d:7: chip 8086,2836 card 103c,30c0 rev 03 class 0c,03,20 hdr 00
>(II) PCI: 00:1e:0: chip 8086,2448 card 0000,0000 rev f3 class 06,04,01 hdr 01
>(II) PCI: 00:1f:0: chip 8086,2815 card 103c,30c0 rev 03 class 06,01,00 hdr 80
>(II) PCI: 00:1f:2: chip 8086,2828 card 103c,30c0 rev 03 class 01,01,80 hdr 00
>(II) PCI: 02:04:0: chip 1180,0476 card 1400,0000 rev b6 class 06,07,00 hdr 82
>(II) PCI: 10:00:0: chip 8086,4222 card 103c,135c rev 02 class 02,80,00 hdr 00
>(II) PCI: 18:00:0: chip 14e4,1713 card 103c,30c0 rev 02 class 02,00,00 hdr 00
>(II) PCI: End of PCI scan
>(II) Intel Bridge workaround enabled
>(II) Host-to-PCI bridge:
>(II) Bus 0: bridge is at (0:0:0), (0,0,40), BCTRL: 0x0008 (VGA_EN is set)
>(II) Bus 0 I/O range:
>	[0] -1	0	0x00000000 - 0x0000ffff (0x10000) IX[B]
>(II) Bus 0 non-prefetchable memory range:
>	[0] -1	0	0x00000000 - 0xffffffff (0x0) MX[B]
>(II) Bus 0 prefetchable memory range:
>	[0] -1	0	0x00000000 - 0xffffffff (0x0) MX[B]
>(II) PCI-to-PCI bridge:
>(II) Bus 8: bridge is at (0:28:0), (0,8,8), BCTRL: 0x0004 (VGA_EN is cleared)
>(II) PCI-to-PCI bridge:
>(II) Bus 16: bridge is at (0:28:1), (0,16,16), BCTRL: 0x0004 (VGA_EN is cleared)
>(II) Bus 16 non-prefetchable memory range:
>	[0] -1	0	0xe4100000 - 0xe41fffff (0x100000) MX[B]
>(II) PCI-to-PCI bridge:
>(II) Bus 24: bridge is at (0:28:2), (0,24,24), BCTRL: 0x0004 (VGA_EN is cleared)
>(II) Bus 24 non-prefetchable memory range:
>	[0] -1	0	0xe4000000 - 0xe40fffff (0x100000) MX[B]
>(II) PCI-to-PCI bridge:
>(II) Bus 40: bridge is at (0:28:4), (0,40,40), BCTRL: 0x0004 (VGA_EN is cleared)
>(II) Bus 40 I/O range:
>	[0] -1	0	0x00002000 - 0x000020ff (0x100) IX[B]
>	[1] -1	0	0x00002400 - 0x000024ff (0x100) IX[B]
>	[2] -1	0	0x00002800 - 0x000028ff (0x100) IX[B]
>	[3] -1	0	0x00002c00 - 0x00002cff (0x100) IX[B]
>	[4] -1	0	0x00003000 - 0x000030ff (0x100) IX[B]
>	[5] -1	0	0x00003400 - 0x000034ff (0x100) IX[B]
>	[6] -1	0	0x00003800 - 0x000038ff (0x100) IX[B]
>	[7] -1	0	0x00003c00 - 0x00003cff (0x100) IX[B]
>(II) Bus 40 non-prefetchable memory range:
>	[0] -1	0	0xe0000000 - 0xe3ffffff (0x4000000) MX[B]
>(II) Subtractive PCI-to-PCI bridge:
>(II) Bus 2: bridge is at (0:30:0), (0,2,6), BCTRL: 0x0006 (VGA_EN is cleared)
>(II) Bus 2 non-prefetchable memory range:
>	[0] -1	0	0xe4200000 - 0xe42fffff (0x100000) MX[B]
>(II) PCI-to-ISA bridge:
>(II) Bus -1: bridge is at (0:31:0), (0,-1,-1), BCTRL: 0x0008 (VGA_EN is set)
>(II) PCI-to-CardBus bridge:
>(II) Bus 3: bridge is at (2:4:0), (2,3,6), BCTRL: 0x0580 (VGA_EN is cleared)
>(--) PCI:*(0:2:0) Intel Corporation Mobile Integrated Graphics Controller rev 12, Mem @ 0xe4300000/20, 0xd0000000/28, I/O @ 0x4000/3
>(--) PCI: (0:2:1) Intel Corporation Mobile Integrated Graphics Controller rev 12, Mem @ 0xe4400000/20
>(II) Addressable bus resource ranges are
>	[0] -1	0	0x00000000 - 0xffffffff (0x0) MX[B]
>	[1] -1	0	0x00000000 - 0x0000ffff (0x10000) IX[B]
>(II) OS-reported resource ranges:
>	[0] -1	0	0x00100000 - 0x3fffffff (0x3ff00000) MX[B]E(B)
>	[1] -1	0	0x000f0000 - 0x000fffff (0x10000) MX[B]
>	[2] -1	0	0x000c0000 - 0x000effff (0x30000) MX[B]
>	[3] -1	0	0x00000000 - 0x0009ffff (0xa0000) MX[B]
>	[4] -1	0	0x0000ffff - 0x0000ffff (0x1) IX[B]
>	[5] -1	0	0x00000000 - 0x000000ff (0x100) IX[B]
>(II) Active PCI resource ranges:
>	[0] -1	0	0xe4000000 - 0xe400ffff (0x10000) MX[B]
>	[1] -1	0	0xe4100000 - 0xe4100fff (0x1000) MX[B]
>	[2] -1	0	0xe4508000 - 0xe45083ff (0x400) MX[B]
>	[3] -1	0	0xe4504000 - 0xe4507fff (0x4000) MX[B]
>	[4] -1	0	0xe4500000 - 0xe45003ff (0x400) MX[B]
>	[5] -1	0	0xe4400000 - 0xe44fffff (0x100000) MX[B](B)
>	[6] -1	0	0xd0000000 - 0xdfffffff (0x10000000) MX[B](B)
>	[7] -1	0	0xe4300000 - 0xe43fffff (0x100000) MX[B](B)
>	[8] -1	0	0x000040d0 - 0x000040df (0x10) IX[B]
>	[9] -1	0	0x000040c0 - 0x000040cf (0x10) IX[B]
>	[10] -1	0	0x000001f0 - 0x000001f0 (0x1) IX[B]
>	[11] -1	0	0x000001f0 - 0x000001f7 (0x8) IX[B]
>	[12] -1	0	0x000001f0 - 0x000001f0 (0x1) IX[B]
>	[13] -1	0	0x000001f0 - 0x000001f7 (0x8) IX[B]
>	[14] -1	0	0x000040a0 - 0x000040bf (0x20) IX[B]
>	[15] -1	0	0x00004080 - 0x0000409f (0x20) IX[B]
>	[16] -1	0	0x00004060 - 0x0000407f (0x20) IX[B]
>	[17] -1	0	0x00004040 - 0x0000405f (0x20) IX[B]
>	[18] -1	0	0x00004020 - 0x0000403f (0x20) IX[B]
>	[19] -1	0	0x00004000 - 0x00004007 (0x8) IX[B](B)
>(II) Active PCI resource ranges after removing overlaps:
>	[0] -1	0	0xe4000000 - 0xe400ffff (0x10000) MX[B]
>	[1] -1	0	0xe4100000 - 0xe4100fff (0x1000) MX[B]
>	[2] -1	0	0xe4508000 - 0xe45083ff (0x400) MX[B]
>	[3] -1	0	0xe4504000 - 0xe4507fff (0x4000) MX[B]
>	[4] -1	0	0xe4500000 - 0xe45003ff (0x400) MX[B]
>	[5] -1	0	0xe4400000 - 0xe44fffff (0x100000) MX[B](B)
>	[6] -1	0	0xd0000000 - 0xdfffffff (0x10000000) MX[B](B)
>	[7] -1	0	0xe4300000 - 0xe43fffff (0x100000) MX[B](B)
>	[8] -1	0	0x000040d0 - 0x000040df (0x10) IX[B]
>	[9] -1	0	0x000040c0 - 0x000040cf (0x10) IX[B]
>	[10] -1	0	0x000001f0 - 0x000001f0 (0x1) IX[B]
>	[11] -1	0	0x000001f0 - 0x000001f7 (0x8) IX[B]
>	[12] -1	0	0x000001f0 - 0x000001f0 (0x1) IX[B]
>	[13] -1	0	0x000001f0 - 0x000001f7 (0x8) IX[B]
>	[14] -1	0	0x000040a0 - 0x000040bf (0x20) IX[B]
>	[15] -1	0	0x00004080 - 0x0000409f (0x20) IX[B]
>	[16] -1	0	0x00004060 - 0x0000407f (0x20) IX[B]
>	[17] -1	0	0x00004040 - 0x0000405f (0x20) IX[B]
>	[18] -1	0	0x00004020 - 0x0000403f (0x20) IX[B]
>	[19] -1	0	0x00004000 - 0x00004007 (0x8) IX[B](B)
>(II) OS-reported resource ranges after removing overlaps with PCI:
>	[0] -1	0	0x00100000 - 0x3fffffff (0x3ff00000) MX[B]E(B)
>	[1] -1	0	0x000f0000 - 0x000fffff (0x10000) MX[B]
>	[2] -1	0	0x000c0000 - 0x000effff (0x30000) MX[B]
>	[3] -1	0	0x00000000 - 0x0009ffff (0xa0000) MX[B]
>	[4] -1	0	0x0000ffff - 0x0000ffff (0x1) IX[B]
>	[5] -1	0	0x00000000 - 0x000000ff (0x100) IX[B]
>(II) All system resource ranges:
>	[0] -1	0	0x00100000 - 0x3fffffff (0x3ff00000) MX[B]E(B)
>	[1] -1	0	0x000f0000 - 0x000fffff (0x10000) MX[B]
>	[2] -1	0	0x000c0000 - 0x000effff (0x30000) MX[B]
>	[3] -1	0	0x00000000 - 0x0009ffff (0xa0000) MX[B]
>	[4] -1	0	0xe4000000 - 0xe400ffff (0x10000) MX[B]
>	[5] -1	0	0xe4100000 - 0xe4100fff (0x1000) MX[B]
>	[6] -1	0	0xe4508000 - 0xe45083ff (0x400) MX[B]
>	[7] -1	0	0xe4504000 - 0xe4507fff (0x4000) MX[B]
>	[8] -1	0	0xe4500000 - 0xe45003ff (0x400) MX[B]
>	[9] -1	0	0xe4400000 - 0xe44fffff (0x100000) MX[B](B)
>	[10] -1	0	0xd0000000 - 0xdfffffff (0x10000000) MX[B](B)
>	[11] -1	0	0xe4300000 - 0xe43fffff (0x100000) MX[B](B)
>	[12] -1	0	0x0000ffff - 0x0000ffff (0x1) IX[B]
>	[13] -1	0	0x00000000 - 0x000000ff (0x100) IX[B]
>	[14] -1	0	0x000040d0 - 0x000040df (0x10) IX[B]
>	[15] -1	0	0x000040c0 - 0x000040cf (0x10) IX[B]
>	[16] -1	0	0x000001f0 - 0x000001f0 (0x1) IX[B]
>	[17] -1	0	0x000001f0 - 0x000001f7 (0x8) IX[B]
>	[18] -1	0	0x000001f0 - 0x000001f0 (0x1) IX[B]
>	[19] -1	0	0x000001f0 - 0x000001f7 (0x8) IX[B]
>	[20] -1	0	0x000040a0 - 0x000040bf (0x20) IX[B]
>	[21] -1	0	0x00004080 - 0x0000409f (0x20) IX[B]
>	[22] -1	0	0x00004060 - 0x0000407f (0x20) IX[B]
>	[23] -1	0	0x00004040 - 0x0000405f (0x20) IX[B]
>	[24] -1	0	0x00004020 - 0x0000403f (0x20) IX[B]
>	[25] -1	0	0x00004000 - 0x00004007 (0x8) IX[B](B)
>(II) LoadModule: "extmod"
>(II) Loading /usr/lib/xorg/modules//extensions/libextmod.so
>(II) Module extmod: vendor="X.Org Foundation"
>	compiled for 1.3.0, module version = 1.0.0
>	Module class: X.Org Server Extension
>	ABI class: X.Org Server Extension, version 0.3
>(II) Loading extension SHAPE
>(II) Loading extension MIT-SUNDRY-NONSTANDARD
>(II) Loading extension BIG-REQUESTS
>(II) Loading extension SYNC
>(II) Loading extension MIT-SCREEN-SAVER
>(II) Loading extension XC-MISC
>(II) Loading extension XFree86-VidModeExtension
>(II) Loading extension XFree86-Misc
>(II) Loading extension XFree86-DGA
>(II) Loading extension DPMS
>(II) Loading extension TOG-CUP
>(II) Loading extension Extended-Visual-Information
>(II) Loading extension XVideo
>(II) Loading extension XVideo-MotionCompensation
>(II) Loading extension X-Resource
>(II) LoadModule: "dbe"
>(II) Loading /usr/lib/xorg/modules//extensions/libdbe.so
>(II) Module dbe: vendor="X.Org Foundation"
>	compiled for 1.3.0, module version = 1.0.0
>	Module class: X.Org Server Extension
>	ABI class: X.Org Server Extension, version 0.3
>(II) Loading extension DOUBLE-BUFFER
>(II) LoadModule: "glx"
>(II) Loading /usr/lib/xorg/modules//extensions/libglx.so
>(II) Module glx: vendor="X.Org Foundation"
>	compiled for 1.3.0, module version = 1.0.0
>	ABI class: X.Org Server Extension, version 0.3
>(==) AIGLX enabled
>(II) Loading extension GLX
>(II) LoadModule: "freetype"
>(II) Loading /usr/lib/xorg/modules//fonts/libfreetype.so
>(II) Module freetype: vendor="X.Org Foundation & the After X-TT Project"
>	compiled for 1.3.0, module version = 2.1.0
>	Module class: X.Org Font Renderer
>	ABI class: X.Org Font Renderer, version 0.5
>(II) Loading font FreeType
>(II) LoadModule: "type1"
>(II) Loading /usr/lib/xorg/modules//fonts/libtype1.so
>(II) Module type1: vendor="X.Org Foundation"
>	compiled for 1.3.0, module version = 1.0.2
>	Module class: X.Org Font Renderer
>	ABI class: X.Org Font Renderer, version 0.5
>(II) Loading font Type1
>(II) LoadModule: "record"
>(II) Loading /usr/lib/xorg/modules//extensions/librecord.so
>(II) Module record: vendor="X.Org Foundation"
>	compiled for 1.3.0, module version = 1.13.0
>	Module class: X.Org Server Extension
>	ABI class: X.Org Server Extension, version 0.3
>(II) Loading extension RECORD
>(II) LoadModule: "dri"
>(II) Loading /usr/lib/xorg/modules//extensions/libdri.so
>(II) Module dri: vendor="X.Org Foundation"
>	compiled for 1.3.0, module version = 1.0.0
>	ABI class: X.Org Server Extension, version 0.3
>(II) Loading extension XFree86-DRI
>(II) LoadModule: "intel"
>(II) Loading /usr/lib/xorg/modules//drivers/intel_drv.so
>(II) Module intel: vendor="X.Org Foundation"
>	compiled for 1.3.0, module version = 2.1.1
>	Module class: X.Org Video Driver
>	ABI class: X.Org Video Driver, version 1.2
>(II) LoadModule: "kbd"
>(II) Loading /usr/lib/xorg/modules//input/kbd_drv.so
>(II) Module kbd: vendor="X.Org Foundation"
>	compiled for 1.3.0, module version = 1.2.2
>	Module class: X.Org XInput Driver
>	ABI class: X.Org XInput driver, version 0.7
>(II) LoadModule: "synaptics"
>(II) Loading /usr/lib/xorg/modules//input/synaptics_drv.so
>(II) Module synaptics: vendor="X.Org Foundation"
>	compiled for 4.3.99.902, module version = 1.0.0
>	Module class: X.Org XInput Driver
>	ABI class: X.Org XInput driver, version 0.7
>(II) LoadModule: "mouse"
>(II) Loading /usr/lib/xorg/modules//input/mouse_drv.so
>(II) Module mouse: vendor="X.Org Foundation"
>	compiled for 1.3.0, module version = 1.2.3
>	Module class: X.Org XInput Driver
>	ABI class: X.Org XInput driver, version 0.7
>(II) intel: Driver for Intel Integrated Graphics Chipsets: i810,
>	i810-dc100, i810e, i815, i830M, 845G, 852GM/855GM, 865G, 915G,
>	E7221 (i915), 915GM, 945G, 945GM, 945GME, 965G, 965G, 965Q, 946GZ,
>	965GM, 965GME/GLE, G33, Q35, Q33
>(II) Primary Device is: PCI 00:02:0
>(--) Assigning device section with no busID to primary device
>(WW) intel: No matching Device section for instance (BusID PCI:0:2:1) found
>(--) Chipset 965GM found
>(II) resource ranges after xf86ClaimFixedResources() call:
>	[0] -1	0	0x00100000 - 0x3fffffff (0x3ff00000) MX[B]E(B)
>	[1] -1	0	0x000f0000 - 0x000fffff (0x10000) MX[B]
>	[2] -1	0	0x000c0000 - 0x000effff (0x30000) MX[B]
>	[3] -1	0	0x00000000 - 0x0009ffff (0xa0000) MX[B]
>	[4] -1	0	0xe4000000 - 0xe400ffff (0x10000) MX[B]
>	[5] -1	0	0xe4100000 - 0xe4100fff (0x1000) MX[B]
>	[6] -1	0	0xe4508000 - 0xe45083ff (0x400) MX[B]
>	[7] -1	0	0xe4504000 - 0xe4507fff (0x4000) MX[B]
>	[8] -1	0	0xe4500000 - 0xe45003ff (0x400) MX[B]
>	[9] -1	0	0xe4400000 - 0xe44fffff (0x100000) MX[B](B)
>	[10] -1	0	0xd0000000 - 0xdfffffff (0x10000000) MX[B](B)
>	[11] -1	0	0xe4300000 - 0xe43fffff (0x100000) MX[B](B)
>	[12] -1	0	0x0000ffff - 0x0000ffff (0x1) IX[B]
>	[13] -1	0	0x00000000 - 0x000000ff (0x100) IX[B]
>	[14] -1	0	0x000040d0 - 0x000040df (0x10) IX[B]
>	[15] -1	0	0x000040c0 - 0x000040cf (0x10) IX[B]
>	[16] -1	0	0x000001f0 - 0x000001f0 (0x1) IX[B]
>	[17] -1	0	0x000001f0 - 0x000001f7 (0x8) IX[B]
>	[18] -1	0	0x000001f0 - 0x000001f0 (0x1) IX[B]
>	[19] -1	0	0x000001f0 - 0x000001f7 (0x8) IX[B]
>	[20] -1	0	0x000040a0 - 0x000040bf (0x20) IX[B]
>	[21] -1	0	0x00004080 - 0x0000409f (0x20) IX[B]
>	[22] -1	0	0x00004060 - 0x0000407f (0x20) IX[B]
>	[23] -1	0	0x00004040 - 0x0000405f (0x20) IX[B]
>	[24] -1	0	0x00004020 - 0x0000403f (0x20) IX[B]
>	[25] -1	0	0x00004000 - 0x00004007 (0x8) IX[B](B)
>(II) resource ranges after probing:
>	[0] -1	0	0x00100000 - 0x3fffffff (0x3ff00000) MX[B]E(B)
>	[1] -1	0	0x000f0000 - 0x000fffff (0x10000) MX[B]
>	[2] -1	0	0x000c0000 - 0x000effff (0x30000) MX[B]
>	[3] -1	0	0x00000000 - 0x0009ffff (0xa0000) MX[B]
>	[4] -1	0	0xe4000000 - 0xe400ffff (0x10000) MX[B]
>	[5] -1	0	0xe4100000 - 0xe4100fff (0x1000) MX[B]
>	[6] -1	0	0xe4508000 - 0xe45083ff (0x400) MX[B]
>	[7] -1	0	0xe4504000 - 0xe4507fff (0x4000) MX[B]
>	[8] -1	0	0xe4500000 - 0xe45003ff (0x400) MX[B]
>	[9] -1	0	0xe4400000 - 0xe44fffff (0x100000) MX[B](B)
>	[10] -1	0	0xd0000000 - 0xdfffffff (0x10000000) MX[B](B)
>	[11] -1	0	0xe4300000 - 0xe43fffff (0x100000) MX[B](B)
>	[12] 0	0	0x000a0000 - 0x000affff (0x10000) MS[B]
>	[13] 0	0	0x000b0000 - 0x000b7fff (0x8000) MS[B]
>	[14] 0	0	0x000b8000 - 0x000bffff (0x8000) MS[B]
>	[15] -1	0	0x0000ffff - 0x0000ffff (0x1) IX[B]
>	[16] -1	0	0x00000000 - 0x000000ff (0x100) IX[B]
>	[17] -1	0	0x000040d0 - 0x000040df (0x10) IX[B]
>	[18] -1	0	0x000040c0 - 0x000040cf (0x10) IX[B]
>	[19] -1	0	0x000001f0 - 0x000001f0 (0x1) IX[B]
>	[20] -1	0	0x000001f0 - 0x000001f7 (0x8) IX[B]
>	[21] -1	0	0x000001f0 - 0x000001f0 (0x1) IX[B]
>	[22] -1	0	0x000001f0 - 0x000001f7 (0x8) IX[B]
>	[23] -1	0	0x000040a0 - 0x000040bf (0x20) IX[B]
>	[24] -1	0	0x00004080 - 0x0000409f (0x20) IX[B]
>	[25] -1	0	0x00004060 - 0x0000407f (0x20) IX[B]
>	[26] -1	0	0x00004040 - 0x0000405f (0x20) IX[B]
>	[27] -1	0	0x00004020 - 0x0000403f (0x20) IX[B]
>	[28] -1	0	0x00004000 - 0x00004007 (0x8) IX[B](B)
>	[29] 0	0	0x000003b0 - 0x000003bb (0xc) IS[B]
>	[30] 0	0	0x000003c0 - 0x000003df (0x20) IS[B]
>(II) Setting vga for screen 0.
>(II) Enabling PCI device
>(II) Loading sub module "int10"
>(II) LoadModule: "int10"
>(II) Loading /usr/lib/xorg/modules//libint10.so
>(II) Module int10: vendor="X.Org Foundation"
>	compiled for 1.3.0, module version = 1.0.0
>	ABI class: X.Org Video Driver, version 1.2
>(II) Loading sub module "vbe"
>(II) LoadModule: "vbe"
>(II) Loading /usr/lib/xorg/modules//libvbe.so
>(II) Module vbe: vendor="X.Org Foundation"
>	compiled for 1.3.0, module version = 1.1.0
>	ABI class: X.Org Video Driver, version 1.2
>(II) Loading sub module "vgahw"
>(II) LoadModule: "vgahw"
>(II) Loading /usr/lib/xorg/modules//libvgahw.so
>(II) Module vgahw: vendor="X.Org Foundation"
>	compiled for 1.3.0, module version = 0.1.0
>	ABI class: X.Org Video Driver, version 1.2
>(**) intel(0): Depth 24, (--) framebuffer bpp 32
>(==) intel(0): RGB weight 888
>(==) intel(0): Default visual is TrueColor
>(**) intel(0): Option "ModeDebug" "yes"
>(II) intel(0): Integrated Graphics Chipset: Intel(R) 965GM
>(--) intel(0): Chipset: "965GM"
>(--) intel(0): Linear framebuffer at 0xD0000000
>(--) intel(0): IO registers at addr 0xE4300000
>(II) intel(0): Hardware state on X startup:
>(II) intel(0): DumpRegsBegin
>(II) intel(0):    VCLK_DIVISOR_VGA0: 0x00031108 (n = 3, m1 = 17, m2 = 8)
>(II) intel(0):    VCLK_DIVISOR_VGA1: 0x00031406 (n = 3, m1 = 20, m2 = 6)
>(II) intel(0):        VCLK_POST_DIV: 0x00020002 (vga0 p1 = 4, p2 = 2, vga1 p1 = 2, p2 = 2)
>(II) intel(0):            DPLL_TEST: 0x00010001 ()
>(II) intel(0):              D_STATE: 0x00000000
>(II) intel(0):        DSPCLK_GATE_D: 0x00001000
>(II) intel(0):       RENCLK_GATE_D1: 0x20000000
>(II) intel(0):       RENCLK_GATE_D2: 0x00000000
>(II) intel(0):                SDVOB: 0x00080018 (disabled, pipe A, stall disabled, not detected)
>(II) intel(0):                SDVOC: 0x00080018 (disabled, pipe A, stall disabled, not detected)
>(II) intel(0):              SDVOUDI: 0x00000000
>(II) intel(0):               DSPARB: 0x00001d9c
>(II) intel(0):               DSPFW1: 0x3f8f0f0f
>(II) intel(0):               DSPFW2: 0x00000f0f
>(II) intel(0):               DSPFW3: 0x00000000
>(II) intel(0):                 ADPA: 0x40008c18 (disabled, pipe B, +hsync, +vsync)
>(II) intel(0):                 LVDS: 0xc2308300 (enabled, pipe B, 18 bit, 1 channel)
>(II) intel(0):                 DVOA: 0x00000000 (disabled, pipe A, no stall, -hsync, -vsync)
>(II) intel(0):                 DVOB: 0x00080018 (disabled, pipe A, no stall, +hsync, +vsync)
>(II) intel(0):                 DVOC: 0x00080018 (disabled, pipe A, no stall, +hsync, +vsync)
>(II) intel(0):          DVOA_SRCDIM: 0x00000000
>(II) intel(0):          DVOB_SRCDIM: 0x00000000
>(II) intel(0):          DVOC_SRCDIM: 0x00000000
>(II) intel(0):           PP_CONTROL: 0x00000003 (power target: on)
>(II) intel(0):            PP_STATUS: 0xd0000009 (on, ready, sequencing on)
>(II) intel(0):         PFIT_CONTROL: 0xac000000
>(II) intel(0):      PFIT_PGM_RATIOS: 0x031f0800
>(II) intel(0):      PORT_HOTPLUG_EN: 0x00000020
>(II) intel(0):    PORT_HOTPLUG_STAT: 0x00000000
>(II) intel(0):             DSPACNTR: 0x00000000 (disabled, pipe A)
>(II) intel(0):           DSPASTRIDE: 0x00000000 (0 bytes)
>(II) intel(0):              DSPAPOS: 0x00000000 (0, 0)
>(II) intel(0):             DSPASIZE: 0x00000000 (1, 1)
>(II) intel(0):             DSPABASE: 0x00000000
>(II) intel(0):             DSPASURF: 0x00000000
>(II) intel(0):          DSPATILEOFF: 0x00000000
>(II) intel(0):            PIPEACONF: 0x00000000 (disabled, inactive)
>(II) intel(0):             PIPEASRC: 0x027f01df (640, 480)
>(II) intel(0):                 FPA0: 0x00031108 (n = 3, m1 = 17, m2 = 8)
>(II) intel(0):                 FPA1: 0x00031108 (n = 3, m1 = 17, m2 = 8)
>(II) intel(0):               DPLL_A: 0x04800c00 (disabled, non-dvo, VGA, default clock, DAC/serial mode, p1 = 8, p2 = 10)
>(II) intel(0):            DPLL_A_MD: 0x00000303
>(II) intel(0):             HTOTAL_A: 0x031f027f (640 active, 800 total)
>(II) intel(0):             HBLANK_A: 0x03170287 (648 start, 792 end)
>(II) intel(0):              HSYNC_A: 0x02ef028f (656 start, 752 end)
>(II) intel(0):             VTOTAL_A: 0x020c01df (480 active, 525 total)
>(II) intel(0):             VBLANK_A: 0x020401e7 (488 start, 517 end)
>(II) intel(0):              VSYNC_A: 0x01eb01e9 (490 start, 492 end)
>(II) intel(0):            BCLRPAT_A: 0x00000000
>(II) intel(0):         VSYNCSHIFT_A: 0x00000000
>(II) intel(0):             DSPBCNTR: 0x01000000 (disabled, pipe B)
>(II) intel(0):           DSPBSTRIDE: 0x00000000 (0 bytes)
>(II) intel(0):              DSPBPOS: 0x00000000 (0, 0)
>(II) intel(0):             DSPBSIZE: 0x00000000 (1, 1)
>(II) intel(0):             DSPBBASE: 0x00000000
>(II) intel(0):             DSPBSURF: 0x00000000
>(II) intel(0):          DSPBTILEOFF: 0x00000000
>(II) intel(0):            PIPEBCONF: 0xc0000000 (enabled, active)
>(II) intel(0):             PIPEBSRC: 0x027f018f (640, 400)
>(II) intel(0):                 FPB0: 0x00031106 (n = 3, m1 = 17, m2 = 6)
>(II) intel(0):                 FPB1: 0x00031108 (n = 3, m1 = 17, m2 = 8)
>(II) intel(0):               DPLL_B: 0x98026a00 (enabled, non-dvo, spread spectrum clock, LVDS mode, p1 = 2, p2 = 14)
>(II) intel(0):            DPLL_B_MD: 0x00000003
>(II) intel(0):             HTOTAL_B: 0x05b704ff (1280 active, 1464 total)
>(II) intel(0):             HBLANK_B: 0x05b704ff (1280 start, 1464 end)
>(II) intel(0):              HSYNC_B: 0x0547051f (1312 start, 1352 end)
>(II) intel(0):             VTOTAL_B: 0x0344031f (800 active, 837 total)
>(II) intel(0):             VBLANK_B: 0x0344031f (800 start, 837 end)
>(II) intel(0):              VSYNC_B: 0x03270323 (804 start, 808 end)
>(II) intel(0):            BCLRPAT_B: 0x00000000
>(II) intel(0):         VSYNCSHIFT_B: 0x00000000
>(II) intel(0):    VCLK_DIVISOR_VGA0: 0x00031108
>(II) intel(0):    VCLK_DIVISOR_VGA1: 0x00031406
>(II) intel(0):        VCLK_POST_DIV: 0x00020002
>(II) intel(0):             VGACNTRL: 0x22c4008e (enabled)
>(II) intel(0):               TV_CTL: 0x100000c0
>(II) intel(0):               TV_DAC: 0x70000000
>(II) intel(0):             TV_CSC_Y: 0x00000000
>(II) intel(0):            TV_CSC_Y2: 0x00000000
>(II) intel(0):             TV_CSC_U: 0x00000000
>(II) intel(0):            TV_CSC_U2: 0x00000000
>(II) intel(0):             TV_CSC_V: 0x00000000
>(II) intel(0):            TV_CSC_V2: 0x00000000
>(II) intel(0):         TV_CLR_KNOBS: 0x00000000
>(II) intel(0):         TV_CLR_LEVEL: 0x00000000
>(II) intel(0):           TV_H_CTL_1: 0x00000000
>(II) intel(0):           TV_H_CTL_2: 0x00000000
>(II) intel(0):           TV_H_CTL_3: 0x00000000
>(II) intel(0):           TV_V_CTL_1: 0x00000000
>(II) intel(0):           TV_V_CTL_2: 0x00000000
>(II) intel(0):           TV_V_CTL_3: 0x00000000
>(II) intel(0):           TV_V_CTL_4: 0x00000000
>(II) intel(0):           TV_V_CTL_5: 0x00000000
>(II) intel(0):           TV_V_CTL_6: 0x00000000
>(II) intel(0):           TV_V_CTL_7: 0x00000000
>(II) intel(0):          TV_SC_CTL_1: 0x00000000
>(II) intel(0):          TV_SC_CTL_2: 0x00000000
>(II) intel(0):          TV_SC_CTL_3: 0x00000000
>(II) intel(0):           TV_WIN_POS: 0x00000000
>(II) intel(0):          TV_WIN_SIZE: 0x00000000
>(II) intel(0):      TV_FILTER_CTL_1: 0x00000000
>(II) intel(0):      TV_FILTER_CTL_2: 0x00000000
>(II) intel(0):      TV_FILTER_CTL_3: 0x00000000
>(II) intel(0):        TV_CC_CONTROL: 0x00000000
>(II) intel(0):           TV_CC_DATA: 0x00000000
>(II) intel(0):          TV_H_LUMA_0: 0x00000000
>(II) intel(0):         TV_H_LUMA_59: 0x00000000
>(II) intel(0):        TV_H_CHROMA_0: 0x00000000
>(II) intel(0):       TV_H_CHROMA_59: 0x00000000
>(II) intel(0):                 SR00: 0x03
>(II) intel(0):                 SR01: 0x00
>(II) intel(0):                 SR02: 0x03
>(II) intel(0):                 SR03: 0x04
>(II) intel(0):                 SR04: 0x02
>(II) intel(0):                 SR05: 0x00
>(II) intel(0):                 SR06: 0x00
>(II) intel(0):                 SR07: 0x00
>(II) intel(0):                  MSR: 0x67
>(II) intel(0):                 CR00: 0x5f
>(II) intel(0):                 CR01: 0x4f
>(II) intel(0):                 CR02: 0x50
>(II) intel(0):                 CR03: 0x82
>(II) intel(0):                 CR04: 0x55
>(II) intel(0):                 CR05: 0x81
>(II) intel(0):                 CR06: 0xbf
>(II) intel(0):                 CR07: 0x1f
>(II) intel(0):                 CR08: 0x00
>(II) intel(0):                 CR09: 0x4f
>(II) intel(0):                 CR0a: 0x0d
>(II) intel(0):                 CR0b: 0x0e
>(II) intel(0):                 CR0c: 0x00
>(II) intel(0):                 CR0d: 0x00
>(II) intel(0):                 CR0e: 0x00
>(II) intel(0):                 CR0f: 0x00
>(II) intel(0):                 CR10: 0x9c
>(II) intel(0):                 CR11: 0x8e
>(II) intel(0):                 CR12: 0x8f
>(II) intel(0):                 CR13: 0x28
>(II) intel(0):                 CR14: 0x1f
>(II) intel(0):                 CR15: 0x96
>(II) intel(0):                 CR16: 0xb9
>(II) intel(0):                 CR17: 0xa3
>(II) intel(0):                 CR18: 0xff
>(II) intel(0):                 CR19: 0x00
>(II) intel(0):                 CR1a: 0x00
>(II) intel(0):                 CR1b: 0x00
>(II) intel(0):                 CR1c: 0x00
>(II) intel(0):                 CR1d: 0x00
>(II) intel(0):                 CR1e: 0x00
>(II) intel(0):                 CR1f: 0x00
>(II) intel(0):                 CR20: 0x00
>(II) intel(0):                 CR21: 0x00
>(II) intel(0):                 CR22: 0x20
>(II) intel(0):                 CR23: 0x00
>(II) intel(0):                 CR24: 0x00
>(II) intel(0): pipe A dot 25200 n 3 m1 17 m2 8 p1 8 p2 10
>(II) intel(0): SDVO phase shift 5 out of range -- probobly not an issue.
>(II) intel(0): pipe B dot 73571 n 3 m1 17 m2 6 p1 2 p2 14
>(II) intel(0): DumpRegsEnd
>(II) intel(0): 2 display pipes available.
>(==) intel(0): Using XAA for acceleration
>(--) intel(0): Will try to allocate texture pool for old Mesa 3D driver.
>(II) intel(0): Will try to reserve 32768 kiB of AGP aperture space
>	for the DRM memory manager.
>(II) Loading sub module "ddc"
>(II) LoadModule: "ddc"(II) Module already built-in
>(II) Loading sub module "i2c"
>(II) LoadModule: "i2c"(II) Module already built-in
>(II) intel(0): Output VGA has no monitor section
>(II) intel(0): I2C bus "CRTDDC_A" initialized.
>(II) intel(0): Output LVDS has no monitor section
>(II) intel(0): I2C bus "LVDSDDC_C" initialized.
>(II) intel(0): I2C device "LVDSDDC_C:ddc2" registered at address 0xA0.
>(II) intel(0): EDID vendor "LPL", prod id 48384
>(II) Loading sub module "int10"
>(II) LoadModule: "int10"
>(II) Reloading /usr/lib/xorg/modules//libint10.so
>(II) intel(0): initializing int10
>(WW) intel(0): Bad V_BIOS checksum
>(II) intel(0): Primary V_BIOS segment is: 0xc000
>(II) intel(0): VESA BIOS detected
>(II) intel(0): VESA VBE Version 3.0
>(II) intel(0): VESA VBE Total Mem: 7616 kB
>(II) intel(0): VESA VBE OEM: Intel(r)GM965/PM965/GL960 Graphics Chip Accelerated VGA BIOS
>(II) intel(0): VESA VBE OEM Software Rev: 1.0
>(II) intel(0): VESA VBE OEM Vendor: Intel Corporation
>(II) intel(0): VESA VBE OEM Product: Intel(r)GM965/PM965/GL960 Graphics Controller
>(II) intel(0): VESA VBE OEM Product Rev: Hardware Version 0.0
>(II) intel(0): Found panel mode in BIOS VBT tables:
>(II) intel(0): Modeline "1280x800"x0.0   73.50  1280 1312 1352 1464  800 804 808 837 (50.2 kHz)
>(WW) intel(0): BIOS panel mode data doesn't match probed data, continuing with probed.
>(II) intel(0): BIOS mode:
>(II) intel(0): Modeline "1280x800"x0.0   73.50  1280 1312 1352 1464  800 804 808 837 (50.2 kHz)
>(II) intel(0): probed mode:
>(II) intel(0): Modeline "1280x800"x0.0   73.50  1280 1312 1352 1464  800 804 808 837 -hsync -vsync (50.2 kHz)
>(II) intel(0): I2C bus "SDVOCTRL_E for SDVOB" initialized.
>(II) intel(0): I2C device "SDVOCTRL_E for SDVOB:SDVO Controller B" registered at address 0x70.
>(II) intel(0): No SDVO device found on SDVOB
>(II) intel(0): I2C device "SDVOCTRL_E for SDVOB:SDVO Controller B" removed.
>(II) intel(0): I2C bus "SDVOCTRL_E for SDVOB" removed.
>(II) intel(0): I2C bus "SDVOCTRL_E for SDVOC" initialized.
>(II) intel(0): I2C device "SDVOCTRL_E for SDVOC:SDVO Controller C" registered at address 0x72.
>(II) intel(0): No SDVO device found on SDVOC
>(II) intel(0): I2C device "SDVOCTRL_E for SDVOC:SDVO Controller C" removed.
>(II) intel(0): I2C bus "SDVOCTRL_E for SDVOC" removed.
>(II) intel(0): Output TV has no monitor section
>(II) intel(0): EDID for output VGA
>(II) intel(0): EDID for output LVDS
>(II) intel(0): Manufacturer: LPL  Model: bd00  Serial#: 0
>(II) intel(0): Year: 2006  Week: 0
>(II) intel(0): EDID Version: 1.3
>(II) intel(0): Digital Display Input
>(II) intel(0): Max H-Image Size [cm]: horiz.: 33  vert.: 21
>(II) intel(0): Gamma: 2.20
>(II) intel(0): No DPMS capabilities specified; RGB/Color Display
>(II) intel(0): First detailed timing is preferred mode
>(II) intel(0): redX: 0.600 redY: 0.351   greenX: 0.324 greenY: 0.554
>(II) intel(0): blueX: 0.153 blueY: 0.140   whiteX: 0.312 whiteY: 0.328
>(II) intel(0): Manufacturer's mask: 0
>(II) intel(0): Supported additional Video Mode:
>(II) intel(0): clock: 73.5 MHz   Image Size:  331 x 207 mm
>(II) intel(0): h_active: 1280  h_sync: 1312  h_sync_end 1352 h_blank_end 1464 h_border: 0
>(II) intel(0): v_active: 800  v_sync: 804  v_sync_end 808 v_blanking: 837 v_border: 0
>(II) intel(0):  LGPhilipsLCD
>(II) intel(0):  LP154W01-TLE1
>(II) intel(0): EDID (in hex):
>(II) intel(0): 	00ffffffffffff00320c00bd00000000
>(II) intel(0): 	00100103802115780ab3709959538d27
>(II) intel(0): 	23505400000001010101010101010101
>(II) intel(0): 	010101010101b61c00b8502025302028
>(II) intel(0): 	44004bcf100000190000000000000000
>(II) intel(0): 	00000000000000000000000000fe004c
>(II) intel(0): 	475068696c6970734c43440a000000fe
>(II) intel(0): 	004c503135345730312d544c45310038
>(II) intel(0): EDID vendor "LPL", prod id 48384
>(II) intel(0): Not using default mode "640x350" (vrefresh out of range)
>(II) intel(0): Not using default mode "640x400" (vrefresh out of range)
>(II) intel(0): Not using default mode "720x400" (vrefresh out of range)
>(II) intel(0): Not using default mode "640x480" (vrefresh out of range)
>(II) intel(0): Not using default mode "640x480" (vrefresh out of range)
>(II) intel(0): Not using default mode "640x480" (vrefresh out of range)
>(II) intel(0): Not using default mode "800x600" (vrefresh out of range)
>(II) intel(0): Not using default mode "800x600" (vrefresh out of range)
>(II) intel(0): Not using default mode "800x600" (vrefresh out of range)
>(II) intel(0): Not using default mode "800x600" (vrefresh out of range)
>(II) intel(0): Not using default mode "1024x768" (vrefresh out of range)
>(II) intel(0): Not using default mode "1024x768" (vrefresh out of range)
>(II) intel(0): Not using default mode "1024x768" (vrefresh out of range)
>(II) intel(0): Not using default mode "1152x864" (vrefresh out of range)
>(II) intel(0): Not using default mode "1280x960" (hsync out of range)
>(II) intel(0): Not using default mode "1280x960" (vrefresh out of range)
>(II) intel(0): Not using default mode "1280x1024" (hsync out of range)
>(II) intel(0): Not using default mode "1280x1024" (vrefresh out of range)
>(II) intel(0): Not using default mode "1280x1024" (vrefresh out of range)
>(II) intel(0): Not using default mode "1600x1200" (hsync out of range)
>(II) intel(0): Not using default mode "1600x1200" (vrefresh out of range)
>(II) intel(0): Not using default mode "1600x1200" (vrefresh out of range)
>(II) intel(0): Not using default mode "1600x1200" (vrefresh out of range)
>(II) intel(0): Not using default mode "1600x1200" (vrefresh out of range)
>(II) intel(0): Not using default mode "1792x1344" (hsync out of range)
>(II) intel(0): Not using default mode "1792x1344" (vrefresh out of range)
>(II) intel(0): Not using default mode "1856x1392" (hsync out of range)
>(II) intel(0): Not using default mode "1856x1392" (vrefresh out of range)
>(II) intel(0): Not using default mode "1920x1440" (hsync out of range)
>(II) intel(0): Not using default mode "1920x1440" (vrefresh out of range)
>(II) intel(0): Not using default mode "832x624" (vrefresh out of range)
>(II) intel(0): Not using default mode "1152x768" (vrefresh out of range)
>(II) intel(0): Not using default mode "1152x864" (exceeds panel dimensions)
>(II) intel(0): Not using default mode "1152x864" (vrefresh out of range)
>(II) intel(0): Not using default mode "1152x864" (vrefresh out of range)
>(II) intel(0): Not using default mode "1152x864" (vrefresh out of range)
>(II) intel(0): Not using default mode "1152x864" (vrefresh out of range)
>(II) intel(0): Not using default mode "1152x864" (vrefresh out of range)
>(II) intel(0): Not using default mode "1280x720" (vrefresh out of range)
>(II) intel(0): Not using default mode "1280x720" (vrefresh out of range)
>(II) intel(0): Not using default mode "1280x720" (vrefresh out of range)
>(II) intel(0): Not using default mode "1280x800" (vrefresh out of range)
>(II) intel(0): Not using default mode "1280x800" (vrefresh out of range)
>(II) intel(0): Not using default mode "1280x800" (vrefresh out of range)
>(II) intel(0): Not using default mode "1280x768" (vrefresh out of range)
>(II) intel(0): Not using default mode "1280x768" (vrefresh out of range)
>(II) intel(0): Not using default mode "1280x768" (vrefresh out of range)
>(II) intel(0): Not using default mode "1360x768" (exceeds panel dimensions)
>(II) intel(0): Not using default mode "1360x768" (exceeds panel dimensions)
>(II) intel(0): Not using default mode "1400x1050" (hsync out of range)
>(II) intel(0): Not using default mode "1400x1050" (vrefresh out of range)
>(II) intel(0): Not using default mode "1400x1050" (vrefresh out of range)
>(II) intel(0): Not using default mode "1400x1050" (vrefresh out of range)
>(II) intel(0): Not using default mode "1400x1050" (vrefresh out of range)
>(II) intel(0): Not using default mode "1400x1050" (vrefresh out of range)
>(II) intel(0): Not using default mode "1440x900" (hsync out of range)
>(II) intel(0): Not using default mode "1600x1024" (hsync out of range)
>(II) intel(0): Not using default mode "1680x1050" (hsync out of range)
>(II) intel(0): Not using default mode "1680x1050" (hsync out of range)
>(II) intel(0): Not using default mode "1680x1050" (vrefresh out of range)
>(II) intel(0): Not using default mode "1680x1050" (vrefresh out of range)
>(II) intel(0): Not using default mode "1680x1050" (vrefresh out of range)
>(II) intel(0): Not using default mode "1920x1080" (hsync out of range)
>(II) intel(0): Not using default mode "1920x1200" (hsync out of range)
>(II) intel(0): Not using default mode "1920x1440" (vrefresh out of range)
>(II) intel(0): Not using default mode "2048x1536" (hsync out of range)
>(II) intel(0): Not using default mode "2048x1536" (vrefresh out of range)
>(II) intel(0): Not using default mode "2048x1536" (vrefresh out of range)
>(II) intel(0): Printing probed modes for output LVDS
>(II) intel(0): Modeline "1280x800"x60.0   73.50  1280 1312 1352 1464  800 804 808 837 -hsync -vsync (50.2 kHz)
>(II) intel(0): Modeline "1280x800"x60.0   83.46  1280 1344 1480 1680  800 801 804 828 -hsync +vsync (49.7 kHz)
>(II) intel(0): Modeline "1280x768"x60.0   80.14  1280 1344 1480 1680  768 769 772 795 -hsync +vsync (47.7 kHz)
>(II) intel(0): Modeline "1280x720"x60.0   74.48  1280 1336 1472 1664  720 721 724 746 -hsync +vsync (44.8 kHz)
>(II) intel(0): Modeline "1024x768"x60.0   65.00  1024 1048 1184 1344  768 771 777 806 -hsync -vsync (48.4 kHz)
>(II) intel(0): Modeline "800x600"x60.3   40.00  800 840 968 1056  600 601 605 628 +hsync +vsync (37.9 kHz)
>(II) intel(0): Modeline "640x480"x59.9   25.18  640 656 752 800  480 490 492 525 -hsync -vsync (31.5 kHz)
>(II) intel(0): Mode for pipe A:
>(II) intel(0): Modeline "NTSC 480i"x0.0  107.52  1280 1368 1496 1712  1024 1027 1034 1104 (62.8 kHz)
>chosen: dotclock 107520 vco 2150400 ((m 112, m1 19, m2 5), n 3, (p 20, p1 2, p2 10))
>(II) intel(0): No TV connection detected
>(II) intel(0): EDID for output TV
>(II) intel(0): Output VGA disconnected
>(II) intel(0): Output LVDS connected
>(II) intel(0): Output TV disconnected
>(II) intel(0): Output LVDS using initial mode 1280x800
>(II) intel(0): Monitoring connected displays enabled
>(II) intel(0): detected 512 kB GTT.
>(II) intel(0): detected 7676 kB stolen memory.
>(==) intel(0): video overlay key set to 0x101fe
>(==) intel(0): Will not try to enable page flipping
>(==) intel(0): Triple buffering disabled
>(==) intel(0): Using gamma correction (1.0, 1.0, 1.0)
>(==) intel(0): DPI set to (100, 100)
>(II) Loading sub module "fb"
>(II) LoadModule: "fb"
>(II) Loading /usr/lib/xorg/modules//libfb.so
>(II) Module fb: vendor="X.Org Foundation"
>	compiled for 1.3.0, module version = 1.0.0
>	ABI class: X.Org ANSI C Emulation, version 0.3
>(II) Loading sub module "xaa"
>(II) LoadModule: "xaa"
>(II) Loading /usr/lib/xorg/modules//libxaa.so
>(II) Module xaa: vendor="X.Org Foundation"
>	compiled for 1.3.0, module version = 1.2.0
>	ABI class: X.Org Video Driver, version 1.2
>(II) Loading sub module "ramdac"
>(II) LoadModule: "ramdac"(II) Module already built-in
>(II) intel(0): Comparing regs from server start up to After PreInit
>(WW) intel(0): Register 0x61114 (PORT_HOTPLUG_STAT) changed from 0x00000000 to 0x00000400
>(WW) intel(0): Register 0x68000 (TV_CTL) changed from 0x100000c0 to 0x000c0000
>(WW) intel(0): Register 0x68010 (TV_CSC_Y) changed from 0x00000000 to 0x0332012d
>(WW) intel(0): Register 0x68014 (TV_CSC_Y2) changed from 0x00000000 to 0x07d30104
>(WW) intel(0): Register 0x68018 (TV_CSC_U) changed from 0x00000000 to 0x0733052d
>(WW) intel(0): Register 0x6801c (TV_CSC_U2) changed from 0x00000000 to 0x05c70200
>(WW) intel(0): Register 0x68020 (TV_CSC_V) changed from 0x00000000 to 0x0340030c
>(WW) intel(0): Register 0x68024 (TV_CSC_V2) changed from 0x00000000 to 0x06d00200
>(WW) intel(0): Register 0x68028 (TV_CLR_KNOBS) changed from 0x00000000 to 0x10606000
>(WW) intel(0): Register 0x6802c (TV_CLR_LEVEL) changed from 0x00000000 to 0x010b00e1
>(WW) intel(0): Register 0x68030 (TV_H_CTL_1) changed from 0x00000000 to 0x00400359
>(WW) intel(0): Register 0x68034 (TV_H_CTL_2) changed from 0x00000000 to 0x80480022
>(WW) intel(0): Register 0x68038 (TV_H_CTL_3) changed from 0x00000000 to 0x007c0344
>(WW) intel(0): Register 0x6803c (TV_V_CTL_1) changed from 0x00000000 to 0x00f01415
>(WW) intel(0): Register 0x68040 (TV_V_CTL_2) changed from 0x00000000 to 0x00060607
>(WW) intel(0): Register 0x68044 (TV_V_CTL_3) changed from 0x00000000 to 0x80120001
>(WW) intel(0): Register 0x68048 (TV_V_CTL_4) changed from 0x00000000 to 0x000900f0
>(WW) intel(0): Register 0x6804c (TV_V_CTL_5) changed from 0x00000000 to 0x000a00f0
>(WW) intel(0): Register 0x68050 (TV_V_CTL_6) changed from 0x00000000 to 0x000900f0
>(WW) intel(0): Register 0x68054 (TV_V_CTL_7) changed from 0x00000000 to 0x000a00f0
>(WW) intel(0): Register 0x68060 (TV_SC_CTL_1) changed from 0x00000000 to 0xc1710088
>(WW) intel(0): Register 0x68064 (TV_SC_CTL_2) changed from 0x00000000 to 0x4e2d1dc8
>(WW) intel(0): Register 0x68070 (TV_WIN_POS) changed from 0x00000000 to 0x00360024
>(WW) intel(0): Register 0x68074 (TV_WIN_SIZE) changed from 0x00000000 to 0x02640198
>(WW) intel(0): Register 0x68080 (TV_FILTER_CTL_1) changed from 0x00000000 to 0x8000085e
>(WW) intel(0): Register 0x68084 (TV_FILTER_CTL_2) changed from 0x00000000 to 0x00028283
>(WW) intel(0): Register 0x68088 (TV_FILTER_CTL_3) changed from 0x00000000 to 0x00014141
>(WW) intel(0): Register 0x68100 (TV_H_LUMA_0) changed from 0x00000000 to 0xb1403000
>(WW) intel(0): Register 0x681ec (TV_H_LUMA_59) changed from 0x00000000 to 0x0000b060
>(WW) intel(0): Register 0x68200 (TV_H_CHROMA_0) changed from 0x00000000 to 0xb1403000
>(WW) intel(0): Register 0x682ec (TV_H_CHROMA_59) changed from 0x00000000 to 0x0000b060
>(==) Depth 24 pixmap format is 32 bpp
>(II) do I need RAC?  No, I don't.
>(II) resource ranges after preInit:
>	[0] 0	0	0xd0000000 - 0xdfffffff (0x10000000) MS[B]
>	[1] 0	0	0xe4300000 - 0xe43fffff (0x100000) MS[B]
>	[2] -1	0	0x00100000 - 0x3fffffff (0x3ff00000) MX[B]E(B)
>	[3] -1	0	0x000f0000 - 0x000fffff (0x10000) MX[B]
>	[4] -1	0	0x000c0000 - 0x000effff (0x30000) MX[B]
>	[5] -1	0	0x00000000 - 0x0009ffff (0xa0000) MX[B]
>	[6] -1	0	0xe4000000 - 0xe400ffff (0x10000) MX[B]
>	[7] -1	0	0xe4100000 - 0xe4100fff (0x1000) MX[B]
>	[8] -1	0	0xe4508000 - 0xe45083ff (0x400) MX[B]
>	[9] -1	0	0xe4504000 - 0xe4507fff (0x4000) MX[B]
>	[10] -1	0	0xe4500000 - 0xe45003ff (0x400) MX[B]
>	[11] -1	0	0xe4400000 - 0xe44fffff (0x100000) MX[B](B)
>	[12] -1	0	0xd0000000 - 0xdfffffff (0x10000000) MX[B](B)
>	[13] -1	0	0xe4300000 - 0xe43fffff (0x100000) MX[B](B)
>	[14] 0	0	0x000a0000 - 0x000affff (0x10000) MS[B](OprD)
>	[15] 0	0	0x000b0000 - 0x000b7fff (0x8000) MS[B](OprD)
>	[16] 0	0	0x000b8000 - 0x000bffff (0x8000) MS[B](OprD)
>	[17] 0	0	0x00004000 - 0x00004007 (0x8) IS[B]
>	[18] -1	0	0x0000ffff - 0x0000ffff (0x1) IX[B]
>	[19] -1	0	0x00000000 - 0x000000ff (0x100) IX[B]
>	[20] -1	0	0x000040d0 - 0x000040df (0x10) IX[B]
>	[21] -1	0	0x000040c0 - 0x000040cf (0x10) IX[B]
>	[22] -1	0	0x000001f0 - 0x000001f0 (0x1) IX[B]
>	[23] -1	0	0x000001f0 - 0x000001f7 (0x8) IX[B]
>	[24] -1	0	0x000001f0 - 0x000001f0 (0x1) IX[B]
>	[25] -1	0	0x000001f0 - 0x000001f7 (0x8) IX[B]
>	[26] -1	0	0x000040a0 - 0x000040bf (0x20) IX[B]
>	[27] -1	0	0x00004080 - 0x0000409f (0x20) IX[B]
>	[28] -1	0	0x00004060 - 0x0000407f (0x20) IX[B]
>	[29] -1	0	0x00004040 - 0x0000405f (0x20) IX[B]
>	[30] -1	0	0x00004020 - 0x0000403f (0x20) IX[B]
>	[31] -1	0	0x00004000 - 0x00004007 (0x8) IX[B](B)
>	[32] 0	0	0x000003b0 - 0x000003bb (0xc) IS[B](OprU)
>	[33] 0	0	0x000003c0 - 0x000003df (0x20) IS[B](OprU)
>(II) intel(0): Kernel reported 238848 total, 26667 used
>(II) intel(0): I830CheckAvailableMemory: 848724 kB available
>(==) intel(0): VideoRam: 262144 KB
>(II) intel(0): Attempting memory allocation with tiled buffers and 
>	       large DRI memory manager reservation:
>(II) intel(0): Allocating 5472 scanlines for pixmap cache
>(II) intel(0): Success.
>(II) intel(0): Memory allocation layout:
>(II) intel(0): 0x00000000-0x0001ffff: ring buffer (128 kB)
>(II) intel(0): 0x00020000-0x00029fff: HW cursors (40 kB)
>(II) intel(0): 0x0002a000-0x00031fff: logical 3D context (32 kB)
>(II) intel(0): 0x00032000-0x00041fff: exa G965 state buffer (64 kB)
>(II) intel(0): 0x00050000-0x02147fff: front buffer (33760 kB)
>(II) intel(0): 0x0077f000:            end of stolen memory
>(II) intel(0): 0x02148000-0x02543fff: XAA Textured video scratch (4080 kB)
>(II) intel(0): 0x02544000-0x02553fff: xaa scratch (64 kB)
>(II) intel(0): 0x02554000-0x02b93fff: back buffer (6400 kB)
>(II) intel(0): 0x02b94000-0x031d3fff: depth buffer (6400 kB)
>(II) intel(0): 0x031d4000-0x051d3fff: textures (32768 kB)
>(II) intel(0): 0x10000000:            end of aperture
>(II) intel(0): front buffer is not tiled
>(II) intel(0): back buffer is tiled
>(II) intel(0): depth buffer is tiled
>drmOpenDevice: node name is /dev/dri/card0
>drmOpenDevice: open result is 8, (OK)
>drmOpenDevice: node name is /dev/dri/card0
>drmOpenDevice: open result is 8, (OK)
>drmOpenByBusid: Searching for BusID pci:0000:00:02.0
>drmOpenDevice: node name is /dev/dri/card0
>drmOpenDevice: open result is 8, (OK)
>drmOpenByBusid: drmOpenMinor returns 8
>drmOpenByBusid: drmGetBusid reports pci:0000:00:02.0
>(II) [drm] DRM interface version 1.0
>(EE) [drm] Could not set DRM device bus ID.
>(EE) intel(0): [dri] DRIScreenInit failed. Disabling DRI.
>(II) intel(0): Page Flipping disabled
>(==) intel(0): Write-combining range (0xd0000000,0x10000000)
>(II) intel(0): vgaHWGetIOBase: hwp->IOBase is 0x03d0, hwp->PIOOffset is 0x0000
>(II) intel(0): Using XFree86 Acceleration Architecture (XAA)
>	Screen to screen bit blits
>	Solid filled rectangles
>	8x8 mono pattern filled rectangles
>	Indirect CPU to Screen color expansion
>	Solid Horizontal and Vertical Lines
>	Offscreen Pixmaps
>	Setting up tile and stipple cache:
>		32 128x128 slots
>		32 256x256 slots
>		16 512x512 slots
>(==) intel(0): Backing store disabled
>(==) intel(0): Silken mouse enabled
>(II) intel(0): Initializing HW Cursor
>(II) intel(0): xf86BindGARTMemory: bind key 9 at 0x0077f000 (pgoffset 1919)
>(II) intel(0): xf86BindGARTMemory: bind key 10 at 0x02148000 (pgoffset 8520)
>(II) intel(0): xf86BindGARTMemory: bind key 11 at 0x02544000 (pgoffset 9540)
>(WW) intel(0): ESR is 0x00000001
>(WW) intel(0): Existing errors found in hardware state.
>(II) intel(0): Mode for pipe B:
>(II) intel(0): Modeline "1280x800"x60.0   73.50  1280 1312 1352 1464  800 804 808 837 -hsync -vsync (50.2 kHz)
>chosen: dotclock 73371 vco 2054400 ((m 107, m1 18, m2 5), n 3, (p 28, p1 2, p2 14))
>(II) intel(0): Mode for pipe A:
>(II) intel(0): Modeline "640x480"x0.0   31.50  640 664 704 832  480 489 491 520 -hsync -vsync (37.9 kHz)
>chosen: dotclock 31488 vco 1574400 ((m 82, m1 13, m2 5), n 3, (p 50, p1 5, p2 10))
>(II) intel(0): Hardware state at EnterVT:
>(II) intel(0): DumpRegsBegin
>(II) intel(0):    VCLK_DIVISOR_VGA0: 0x00031108 (n = 3, m1 = 17, m2 = 8)
>(II) intel(0):    VCLK_DIVISOR_VGA1: 0x00031406 (n = 3, m1 = 20, m2 = 6)
>(II) intel(0):        VCLK_POST_DIV: 0x00020002 (vga0 p1 = 4, p2 = 2, vga1 p1 = 2, p2 = 2)
>(II) intel(0):            DPLL_TEST: 0x00010001 ()
>(II) intel(0):              D_STATE: 0x00000000
>(II) intel(0):        DSPCLK_GATE_D: 0x00001000
>(II) intel(0):       RENCLK_GATE_D1: 0x20000000
>(II) intel(0):       RENCLK_GATE_D2: 0x00000000
>(II) intel(0):                SDVOB: 0x00080018 (disabled, pipe A, stall disabled, not detected)
>(II) intel(0):                SDVOC: 0x00080018 (disabled, pipe A, stall disabled, not detected)
>(II) intel(0):              SDVOUDI: 0x00000000
>(II) intel(0):               DSPARB: 0x00001d9c
>(II) intel(0):               DSPFW1: 0x3f8f0f0f
>(II) intel(0):               DSPFW2: 0x00000f0f
>(II) intel(0):               DSPFW3: 0x00000000
>(II) intel(0):                 ADPA: 0x40008c18 (disabled, pipe B, +hsync, +vsync)
>(II) intel(0):                 LVDS: 0xc2308300 (enabled, pipe B, 18 bit, 1 channel)
>(II) intel(0):                 DVOA: 0x00000000 (disabled, pipe A, no stall, -hsync, -vsync)
>(II) intel(0):                 DVOB: 0x00080018 (disabled, pipe A, no stall, +hsync, +vsync)
>(II) intel(0):                 DVOC: 0x00080018 (disabled, pipe A, no stall, +hsync, +vsync)
>(II) intel(0):          DVOA_SRCDIM: 0x00000000
>(II) intel(0):          DVOB_SRCDIM: 0x00000000
>(II) intel(0):          DVOC_SRCDIM: 0x00000000
>(II) intel(0):           PP_CONTROL: 0x00000003 (power target: on)
>(II) intel(0):            PP_STATUS: 0xd000000a (on, ready, sequencing on)
>(II) intel(0):         PFIT_CONTROL: 0x20000000
>(II) intel(0):      PFIT_PGM_RATIOS: 0x031f0800
>(II) intel(0):      PORT_HOTPLUG_EN: 0x00000020
>(II) intel(0):    PORT_HOTPLUG_STAT: 0x00000400
>(II) intel(0):             DSPACNTR: 0x58000000 (disabled, pipe A)
>(II) intel(0):           DSPASTRIDE: 0x00001400 (5120 bytes)
>(II) intel(0):              DSPAPOS: 0x00000000 (0, 0)
>(II) intel(0):             DSPASIZE: 0x00000000 (1, 1)
>(II) intel(0):             DSPABASE: 0x00000000
>(II) intel(0):             DSPASURF: 0x00050000
>(II) intel(0):          DSPATILEOFF: 0x00000000
>(II) intel(0):            PIPEACONF: 0x00000000 (disabled, inactive)
>(II) intel(0):             PIPEASRC: 0x027f01df (640, 480)
>(II) intel(0):                 FPA0: 0x00030d05 (n = 3, m1 = 13, m2 = 5)
>(II) intel(0):                 FPA1: 0x00031108 (n = 3, m1 = 17, m2 = 8)
>(II) intel(0):               DPLL_A: 0x14100c00 (disabled, non-dvo, default clock, DAC/serial mode, p1 = 5, p2 = 10)
>(II) intel(0):            DPLL_A_MD: 0x00000000
>(II) intel(0):             HTOTAL_A: 0x033f027f (640 active, 832 total)
>(II) intel(0):             HBLANK_A: 0x033f027f (640 start, 832 end)
>(II) intel(0):              HSYNC_A: 0x02bf0297 (664 start, 704 end)
>(II) intel(0):             VTOTAL_A: 0x020701df (480 active, 520 total)
>(II) intel(0):             VBLANK_A: 0x020701df (480 start, 520 end)
>(II) intel(0):              VSYNC_A: 0x01ea01e8 (489 start, 491 end)
>(II) intel(0):            BCLRPAT_A: 0x00000000
>(II) intel(0):         VSYNCSHIFT_A: 0x00000000
>(II) intel(0):             DSPBCNTR: 0xd9000000 (enabled, pipe B)
>(II) intel(0):           DSPBSTRIDE: 0x00001400 (5120 bytes)
>(II) intel(0):              DSPBPOS: 0x00000000 (0, 0)
>(II) intel(0):             DSPBSIZE: 0x00000000 (1, 1)
>(II) intel(0):             DSPBBASE: 0x00000000
>(II) intel(0):             DSPBSURF: 0x00050000
>(II) intel(0):          DSPBTILEOFF: 0x00000000
>(II) intel(0):            PIPEBCONF: 0xc0000000 (enabled, active)
>(II) intel(0):             PIPEBSRC: 0x04ff031f (1280, 800)
>(II) intel(0):                 FPB0: 0x00031205 (n = 3, m1 = 18, m2 = 5)
>(II) intel(0):                 FPB1: 0x00031108 (n = 3, m1 = 17, m2 = 8)
>(II) intel(0):               DPLL_B: 0x98020c00 (enabled, non-dvo, default clock, LVDS mode, p1 = 2, p2 = 14)
>(II) intel(0):            DPLL_B_MD: 0x00000000
>(II) intel(0):             HTOTAL_B: 0x05b704ff (1280 active, 1464 total)
>(II) intel(0):             HBLANK_B: 0x05b704ff (1280 start, 1464 end)
>(II) intel(0):              HSYNC_B: 0x0547051f (1312 start, 1352 end)
>(II) intel(0):             VTOTAL_B: 0x0344031f (800 active, 837 total)
>(II) intel(0):             VBLANK_B: 0x0344031f (800 start, 837 end)
>(II) intel(0):              VSYNC_B: 0x03270323 (804 start, 808 end)
>(II) intel(0):            BCLRPAT_B: 0x00000000
>(II) intel(0):         VSYNCSHIFT_B: 0x00000000
>(II) intel(0):    VCLK_DIVISOR_VGA0: 0x00031108
>(II) intel(0):    VCLK_DIVISOR_VGA1: 0x00031406
>(II) intel(0):        VCLK_POST_DIV: 0x00020002
>(II) intel(0):             VGACNTRL: 0x80000000 (disabled)
>(II) intel(0):               TV_CTL: 0x000c0000
>(II) intel(0):               TV_DAC: 0x70000000
>(II) intel(0):             TV_CSC_Y: 0x0332012d
>(II) intel(0):            TV_CSC_Y2: 0x07d30104
>(II) intel(0):             TV_CSC_U: 0x0733052d
>(II) intel(0):            TV_CSC_U2: 0x05c70200
>(II) intel(0):             TV_CSC_V: 0x0340030c
>(II) intel(0):            TV_CSC_V2: 0x06d00200
>(II) intel(0):         TV_CLR_KNOBS: 0x10606000
>(II) intel(0):         TV_CLR_LEVEL: 0x010b00e1
>(II) intel(0):           TV_H_CTL_1: 0x00400359
>(II) intel(0):           TV_H_CTL_2: 0x80480022
>(II) intel(0):           TV_H_CTL_3: 0x007c0344
>(II) intel(0):           TV_V_CTL_1: 0x00f01415
>(II) intel(0):           TV_V_CTL_2: 0x00060607
>(II) intel(0):           TV_V_CTL_3: 0x80120001
>(II) intel(0):           TV_V_CTL_4: 0x000900f0
>(II) intel(0):           TV_V_CTL_5: 0x000a00f0
>(II) intel(0):           TV_V_CTL_6: 0x000900f0
>(II) intel(0):           TV_V_CTL_7: 0x000a00f0
>(II) intel(0):          TV_SC_CTL_1: 0xc1710088
>(II) intel(0):          TV_SC_CTL_2: 0x4e2d1dc8
>(II) intel(0):          TV_SC_CTL_3: 0x00000000
>(II) intel(0):           TV_WIN_POS: 0x00360024
>(II) intel(0):          TV_WIN_SIZE: 0x02640198
>(II) intel(0):      TV_FILTER_CTL_1: 0x8000085e
>(II) intel(0):      TV_FILTER_CTL_2: 0x00012d2d
>(II) intel(0):      TV_FILTER_CTL_3: 0x00009696
>(II) intel(0):        TV_CC_CONTROL: 0x00000000
>(II) intel(0):           TV_CC_DATA: 0x00000000
>(II) intel(0):          TV_H_LUMA_0: 0xb1403000
>(II) intel(0):         TV_H_LUMA_59: 0x0000b060
>(II) intel(0):        TV_H_CHROMA_0: 0xb1403000
>(II) intel(0):       TV_H_CHROMA_59: 0x0000b060
>(II) intel(0):                 SR00: 0x03
>(II) intel(0):                 SR01: 0x00
>(II) intel(0):                 SR02: 0x03
>(II) intel(0):                 SR03: 0x04
>(II) intel(0):                 SR04: 0x02
>(II) intel(0):                 SR05: 0x00
>(II) intel(0):                 SR06: 0x00
>(II) intel(0):                 SR07: 0x00
>(II) intel(0):                  MSR: 0x67
>(II) intel(0):                 CR00: 0x5f
>(II) intel(0):                 CR01: 0x4f
>(II) intel(0):                 CR02: 0x50
>(II) intel(0):                 CR03: 0x82
>(II) intel(0):                 CR04: 0x55
>(II) intel(0):                 CR05: 0x81
>(II) intel(0):                 CR06: 0xbf
>(II) intel(0):                 CR07: 0x1f
>(II) intel(0):                 CR08: 0x00
>(II) intel(0):                 CR09: 0x4f
>(II) intel(0):                 CR0a: 0x0d
>(II) intel(0):                 CR0b: 0x0e
>(II) intel(0):                 CR0c: 0x00
>(II) intel(0):                 CR0d: 0x00
>(II) intel(0):                 CR0e: 0x00
>(II) intel(0):                 CR0f: 0x00
>(II) intel(0):                 CR10: 0x9c
>(II) intel(0):                 CR11: 0x0e
>(II) intel(0):                 CR12: 0x8f
>(II) intel(0):                 CR13: 0x28
>(II) intel(0):                 CR14: 0x1f
>(II) intel(0):                 CR15: 0x96
>(II) intel(0):                 CR16: 0xb9
>(II) intel(0):                 CR17: 0xa3
>(II) intel(0):                 CR18: 0xff
>(II) intel(0):                 CR19: 0x00
>(II) intel(0):                 CR1a: 0x00
>(II) intel(0):                 CR1b: 0x00
>(II) intel(0):                 CR1c: 0x00
>(II) intel(0):                 CR1d: 0x00
>(II) intel(0):                 CR1e: 0x00
>(II) intel(0):                 CR1f: 0x00
>(II) intel(0):                 CR20: 0x00
>(II) intel(0):                 CR21: 0x00
>(II) intel(0):                 CR22: 0x00
>(II) intel(0):                 CR23: 0x00
>(II) intel(0):                 CR24: 0x00
>(II) intel(0): pipe A dot 31488 n 3 m1 13 m2 5 p1 5 p2 10
>(II) intel(0): pipe B dot 73371 n 3 m1 18 m2 5 p1 2 p2 14
>(II) intel(0): DumpRegsEnd
>(II) intel(0): Output configuration:
>(II) intel(0):   Pipe A is off
>(II) intel(0):   Display plane A is now disabled and connected to pipe A.
>(II) intel(0):   Pipe B is on
>(II) intel(0):   Display plane B is now enabled and connected to pipe B.
>(II) intel(0):   Output VGA is connected to pipe none
>(II) intel(0):   Output LVDS is connected to pipe B
>(II) intel(0):   Output TV is connected to pipe none
>(II) intel(0): Set up textured video
>(II) intel(0): direct rendering: Failed
>(II) intel(0): RandR 1.2 enabled, ignore the following RandR disabled message.
>(--) RandR disabled
>(II) Initializing built-in extension MIT-SHM
>(II) Initializing built-in extension XInputExtension
>(II) Initializing built-in extension XTEST
>(II) Initializing built-in extension XKEYBOARD
>(II) Initializing built-in extension XC-APPGROUP
>(II) Initializing built-in extension XAccessControlExtension
>(II) Initializing built-in extension SECURITY
>(II) Initializing built-in extension XINERAMA
>(II) Initializing built-in extension XFIXES
>(II) Initializing built-in extension XFree86-Bigfont
>(II) Initializing built-in extension RENDER
>(II) Initializing built-in extension RANDR
>(II) Initializing built-in extension COMPOSITE
>(II) Initializing built-in extension DAMAGE
>(II) Initializing built-in extension XEVIE
>(II) AIGLX: Screen 0 is not DRI capable
>(II) Loading sub module "GLcore"
>(II) LoadModule: "GLcore"
>(II) Loading /usr/lib/xorg/modules//extensions/libGLcore.so
>(II) Module GLcore: vendor="X.Org Foundation"
>	compiled for 1.3.0, module version = 1.0.0
>	ABI class: X.Org Server Extension, version 0.3
>(II) GLX: Initialized MESA-PROXY GL provider for screen 0
>(II) intel(0): Setting screen physical size to 331 x 207
>(**) Option "CoreKeyboard"
>(**) Keyboard0: Core Keyboard
>(**) Option "Protocol" "standard"
>(**) Keyboard0: Protocol: standard
>(**) Option "AutoRepeat" "500 30"
>(**) Option "XkbRules" "xorg"
>(**) Keyboard0: XkbRules: "xorg"
>(**) Option "XkbModel" "pc105"
>(**) Keyboard0: XkbModel: "pc105"
>(**) Option "XkbLayout" "us"
>(**) Keyboard0: XkbLayout: "us"
>(**) Option "CustomKeycodes" "off"
>(**) Keyboard0: CustomKeycodes disabled
>(II) Synaptics touchpad driver version 0.14.6 (1406)
>(--) Synaptics auto-dev sets device to /dev/input/event1
>(**) Option "Device" "/dev/input/event1"
>(--) Synaptics touchpad found
>(**) Option "CorePointer"
>(**) Synaptics: Core Pointer
>(WW) <default pointer>: No Device specified, looking for one...
>(II) <default pointer>: Setting Device option to "/dev/input/mice"
>(--) <default pointer>: Device: "/dev/input/mice"
>(==) <default pointer>: Protocol: "Auto"
>(**) Option "AlwaysCore"
>(**) <default pointer>: always reports core events
>(==) <default pointer>: Emulate3Buttons, Emulate3Timeout: 50
>(**) <default pointer>: ZAxisMapping: buttons 4 and 5
>(**) <default pointer>: Buttons: 9
>(**) <default pointer>: Sensitivity: 1
>(II) XINPUT: Adding extended input device "<default pointer>" (type: MOUSE)
>(II) XINPUT: Adding extended input device "Synaptics" (type: MOUSE)
>(II) XINPUT: Adding extended input device "Keyboard0" (type: KEYBOARD)
>Synaptics DeviceInit called
>SynapticsCtrl called.
>Synaptics DeviceOn called
>(--) Synaptics auto-dev sets device to /dev/input/event1
>(**) Option "Device" "/dev/input/event1"
>(--) Synaptics touchpad found
>(II) <default pointer>: Setting mouse protocol to "ExplorerPS/2"
>(II) <default pointer>: ps2EnableDataReporting: succeeded
>Synaptics DeviceOff called
>(II) intel(0): Comparing regs from server start up to After LeaveVT
>(WW) intel(0): Register 0x6204 (RENCLK_GATE_D1) changed from 0x20000000 to 0x70000000
>(WW) intel(0): Register 0x61200 (PP_STATUS) changed from 0xd0000009 to 0xd000000a
>(WW) intel(0): PP_STATUS before: on, ready, sequencing on
>(WW) intel(0): PP_STATUS after: on, ready, sequencing on
>(WW) intel(0): Register 0x61114 (PORT_HOTPLUG_STAT) changed from 0x00000000 to 0x00000400
>(WW) intel(0): Register 0x68000 (TV_CTL) changed from 0x100000c0 to 0x000c0000
>(WW) intel(0): Register 0x68010 (TV_CSC_Y) changed from 0x00000000 to 0x0332012d
>(WW) intel(0): Register 0x68014 (TV_CSC_Y2) changed from 0x00000000 to 0x07d30104
>(WW) intel(0): Register 0x68018 (TV_CSC_U) changed from 0x00000000 to 0x0733052d
>(WW) intel(0): Register 0x6801c (TV_CSC_U2) changed from 0x00000000 to 0x05c70200
>(WW) intel(0): Register 0x68020 (TV_CSC_V) changed from 0x00000000 to 0x0340030c
>(WW) intel(0): Register 0x68024 (TV_CSC_V2) changed from 0x00000000 to 0x06d00200
>(WW) intel(0): Register 0x68028 (TV_CLR_KNOBS) changed from 0x00000000 to 0x10606000
>(WW) intel(0): Register 0x6802c (TV_CLR_LEVEL) changed from 0x00000000 to 0x010b00e1
>(WW) intel(0): Register 0x68030 (TV_H_CTL_1) changed from 0x00000000 to 0x00400359
>(WW) intel(0): Register 0x68034 (TV_H_CTL_2) changed from 0x00000000 to 0x80480022
>(WW) intel(0): Register 0x68038 (TV_H_CTL_3) changed from 0x00000000 to 0x007c0344
>(WW) intel(0): Register 0x6803c (TV_V_CTL_1) changed from 0x00000000 to 0x00f01415
>(WW) intel(0): Register 0x68040 (TV_V_CTL_2) changed from 0x00000000 to 0x00060607
>(WW) intel(0): Register 0x68044 (TV_V_CTL_3) changed from 0x00000000 to 0x80120001
>(WW) intel(0): Register 0x68048 (TV_V_CTL_4) changed from 0x00000000 to 0x000900f0
>(WW) intel(0): Register 0x6804c (TV_V_CTL_5) changed from 0x00000000 to 0x000a00f0
>(WW) intel(0): Register 0x68050 (TV_V_CTL_6) changed from 0x00000000 to 0x000900f0
>(WW) intel(0): Register 0x68054 (TV_V_CTL_7) changed from 0x00000000 to 0x000a00f0
>(WW) intel(0): Register 0x68060 (TV_SC_CTL_1) changed from 0x00000000 to 0xc1710088
>(WW) intel(0): Register 0x68064 (TV_SC_CTL_2) changed from 0x00000000 to 0x4e2d1dc8
>(WW) intel(0): Register 0x68070 (TV_WIN_POS) changed from 0x00000000 to 0x00360024
>(WW) intel(0): Register 0x68074 (TV_WIN_SIZE) changed from 0x00000000 to 0x02640198
>(WW) intel(0): Register 0x68080 (TV_FILTER_CTL_1) changed from 0x00000000 to 0x8000085e
>(WW) intel(0): Register 0x68084 (TV_FILTER_CTL_2) changed from 0x00000000 to 0x00012d2d
>(WW) intel(0): Register 0x68088 (TV_FILTER_CTL_3) changed from 0x00000000 to 0x00009696
>(WW) intel(0): Register 0x68100 (TV_H_LUMA_0) changed from 0x00000000 to 0xb1403000
>(WW) intel(0): Register 0x681ec (TV_H_LUMA_59) changed from 0x00000000 to 0x0000b060
>(WW) intel(0): Register 0x68200 (TV_H_CHROMA_0) changed from 0x00000000 to 0xb1403000
>(WW) intel(0): Register 0x682ec (TV_H_CHROMA_59) changed from 0x00000000 to 0x0000b060
>(II) intel(0): DumpRegsBegin
>(II) intel(0):    VCLK_DIVISOR_VGA0: 0x00031108 (n = 3, m1 = 17, m2 = 8)
>(II) intel(0):    VCLK_DIVISOR_VGA1: 0x00031406 (n = 3, m1 = 20, m2 = 6)
>(II) intel(0):        VCLK_POST_DIV: 0x00020002 (vga0 p1 = 4, p2 = 2, vga1 p1 = 2, p2 = 2)
>(II) intel(0):            DPLL_TEST: 0x00010001 ()
>(II) intel(0):              D_STATE: 0x00000000
>(II) intel(0):        DSPCLK_GATE_D: 0x00001000
>(II) intel(0):       RENCLK_GATE_D1: 0x70000000
>(II) intel(0):       RENCLK_GATE_D2: 0x00000000
>(II) intel(0):                SDVOB: 0x00080018 (disabled, pipe A, stall disabled, not detected)
>(II) intel(0):                SDVOC: 0x00080018 (disabled, pipe A, stall disabled, not detected)
>(II) intel(0):              SDVOUDI: 0x00000000
>(II) intel(0):               DSPARB: 0x00001d9c
>(II) intel(0):               DSPFW1: 0x3f8f0f0f
>(II) intel(0):               DSPFW2: 0x00000f0f
>(II) intel(0):               DSPFW3: 0x00000000
>(II) intel(0):                 ADPA: 0x40008c18 (disabled, pipe B, +hsync, +vsync)
>(II) intel(0):                 LVDS: 0xc2308300 (enabled, pipe B, 18 bit, 1 channel)
>(II) intel(0):                 DVOA: 0x00000000 (disabled, pipe A, no stall, -hsync, -vsync)
>(II) intel(0):                 DVOB: 0x00080018 (disabled, pipe A, no stall, +hsync, +vsync)
>(II) intel(0):                 DVOC: 0x00080018 (disabled, pipe A, no stall, +hsync, +vsync)
>(II) intel(0):          DVOA_SRCDIM: 0x00000000
>(II) intel(0):          DVOB_SRCDIM: 0x00000000
>(II) intel(0):          DVOC_SRCDIM: 0x00000000
>(II) intel(0):           PP_CONTROL: 0x00000003 (power target: on)
>(II) intel(0):            PP_STATUS: 0xd000000a (on, ready, sequencing on)
>(II) intel(0):         PFIT_CONTROL: 0xac000000
>(II) intel(0):      PFIT_PGM_RATIOS: 0x031f0800
>(II) intel(0):      PORT_HOTPLUG_EN: 0x00000020
>(II) intel(0):    PORT_HOTPLUG_STAT: 0x00000400
>(II) intel(0):             DSPACNTR: 0x00000000 (disabled, pipe A)
>(II) intel(0):           DSPASTRIDE: 0x00000000 (0 bytes)
>(II) intel(0):              DSPAPOS: 0x00000000 (0, 0)
>(II) intel(0):             DSPASIZE: 0x00000000 (1, 1)
>(II) intel(0):             DSPABASE: 0x00000000
>(II) intel(0):             DSPASURF: 0x00000000
>(II) intel(0):          DSPATILEOFF: 0x00000000
>(II) intel(0):            PIPEACONF: 0x00000000 (disabled, inactive)
>(II) intel(0):             PIPEASRC: 0x027f01df (640, 480)
>(II) intel(0):                 FPA0: 0x00031108 (n = 3, m1 = 17, m2 = 8)
>(II) intel(0):                 FPA1: 0x00031108 (n = 3, m1 = 17, m2 = 8)
>(II) intel(0):               DPLL_A: 0x04800c00 (disabled, non-dvo, VGA, default clock, DAC/serial mode, p1 = 8, p2 = 10)
>(II) intel(0):            DPLL_A_MD: 0x00000303
>(II) intel(0):             HTOTAL_A: 0x031f027f (640 active, 800 total)
>(II) intel(0):             HBLANK_A: 0x03170287 (648 start, 792 end)
>(II) intel(0):              HSYNC_A: 0x02ef028f (656 start, 752 end)
>(II) intel(0):             VTOTAL_A: 0x020c01df (480 active, 525 total)
>(II) intel(0):             VBLANK_A: 0x020401e7 (488 start, 517 end)
>(II) intel(0):              VSYNC_A: 0x01eb01e9 (490 start, 492 end)
>(II) intel(0):            BCLRPAT_A: 0x00000000
>(II) intel(0):         VSYNCSHIFT_A: 0x00000000
>(II) intel(0):             DSPBCNTR: 0x01000000 (disabled, pipe B)
>(II) intel(0):           DSPBSTRIDE: 0x00000000 (0 bytes)
>(II) intel(0):              DSPBPOS: 0x00000000 (0, 0)
>(II) intel(0):             DSPBSIZE: 0x00000000 (1, 1)
>(II) intel(0):             DSPBBASE: 0x00000000
>(II) intel(0):             DSPBSURF: 0x00000000
>(II) intel(0):          DSPBTILEOFF: 0x00000000
>(II) intel(0):            PIPEBCONF: 0xc0000000 (enabled, active)
>(II) intel(0):             PIPEBSRC: 0x027f018f (640, 400)
>(II) intel(0):                 FPB0: 0x00031106 (n = 3, m1 = 17, m2 = 6)
>(II) intel(0):                 FPB1: 0x00031108 (n = 3, m1 = 17, m2 = 8)
>(II) intel(0):               DPLL_B: 0x98026a00 (enabled, non-dvo, spread spectrum clock, LVDS mode, p1 = 2, p2 = 14)
>(II) intel(0):            DPLL_B_MD: 0x00000003
>(II) intel(0):             HTOTAL_B: 0x05b704ff (1280 active, 1464 total)
>(II) intel(0):             HBLANK_B: 0x05b704ff (1280 start, 1464 end)
>(II) intel(0):              HSYNC_B: 0x0547051f (1312 start, 1352 end)
>(II) intel(0):             VTOTAL_B: 0x0344031f (800 active, 837 total)
>(II) intel(0):             VBLANK_B: 0x0344031f (800 start, 837 end)
>(II) intel(0):              VSYNC_B: 0x03270323 (804 start, 808 end)
>(II) intel(0):            BCLRPAT_B: 0x00000000
>(II) intel(0):         VSYNCSHIFT_B: 0x00000000
>(II) intel(0):    VCLK_DIVISOR_VGA0: 0x00031108
>(II) intel(0):    VCLK_DIVISOR_VGA1: 0x00031406
>(II) intel(0):        VCLK_POST_DIV: 0x00020002
>(II) intel(0):             VGACNTRL: 0x22c4008e (enabled)
>(II) intel(0):               TV_CTL: 0x000c0000
>(II) intel(0):               TV_DAC: 0x70000000
>(II) intel(0):             TV_CSC_Y: 0x0332012d
>(II) intel(0):            TV_CSC_Y2: 0x07d30104
>(II) intel(0):             TV_CSC_U: 0x0733052d
>(II) intel(0):            TV_CSC_U2: 0x05c70200
>(II) intel(0):             TV_CSC_V: 0x0340030c
>(II) intel(0):            TV_CSC_V2: 0x06d00200
>(II) intel(0):         TV_CLR_KNOBS: 0x10606000
>(II) intel(0):         TV_CLR_LEVEL: 0x010b00e1
>(II) intel(0):           TV_H_CTL_1: 0x00400359
>(II) intel(0):           TV_H_CTL_2: 0x80480022
>(II) intel(0):           TV_H_CTL_3: 0x007c0344
>(II) intel(0):           TV_V_CTL_1: 0x00f01415
>(II) intel(0):           TV_V_CTL_2: 0x00060607
>(II) intel(0):           TV_V_CTL_3: 0x80120001
>(II) intel(0):           TV_V_CTL_4: 0x000900f0
>(II) intel(0):           TV_V_CTL_5: 0x000a00f0
>(II) intel(0):           TV_V_CTL_6: 0x000900f0
>(II) intel(0):           TV_V_CTL_7: 0x000a00f0
>(II) intel(0):          TV_SC_CTL_1: 0xc1710088
>(II) intel(0):          TV_SC_CTL_2: 0x4e2d1dc8
>(II) intel(0):          TV_SC_CTL_3: 0x00000000
>(II) intel(0):           TV_WIN_POS: 0x00360024
>(II) intel(0):          TV_WIN_SIZE: 0x02640198
>(II) intel(0):      TV_FILTER_CTL_1: 0x8000085e
>(II) intel(0):      TV_FILTER_CTL_2: 0x00012d2d
>(II) intel(0):      TV_FILTER_CTL_3: 0x00009696
>(II) intel(0):        TV_CC_CONTROL: 0x00000000
>(II) intel(0):           TV_CC_DATA: 0x00000000
>(II) intel(0):          TV_H_LUMA_0: 0xb1403000
>(II) intel(0):         TV_H_LUMA_59: 0x0000b060
>(II) intel(0):        TV_H_CHROMA_0: 0xb1403000
>(II) intel(0):       TV_H_CHROMA_59: 0x0000b060
>(II) intel(0):                 SR00: 0x03
>(II) intel(0):                 SR01: 0x00
>(II) intel(0):                 SR02: 0x03
>(II) intel(0):                 SR03: 0x04
>(II) intel(0):                 SR04: 0x02
>(II) intel(0):                 SR05: 0x00
>(II) intel(0):                 SR06: 0x00
>(II) intel(0):                 SR07: 0x00
>(II) intel(0):                  MSR: 0x67
>(II) intel(0):                 CR00: 0x5f
>(II) intel(0):                 CR01: 0x4f
>(II) intel(0):                 CR02: 0x50
>(II) intel(0):                 CR03: 0x82
>(II) intel(0):                 CR04: 0x55
>(II) intel(0):                 CR05: 0x81
>(II) intel(0):                 CR06: 0xbf
>(II) intel(0):                 CR07: 0x1f
>(II) intel(0):                 CR08: 0x00
>(II) intel(0):                 CR09: 0x4f
>(II) intel(0):                 CR0a: 0x0d
>(II) intel(0):                 CR0b: 0x0e
>(II) intel(0):                 CR0c: 0x00
>(II) intel(0):                 CR0d: 0x00
>(II) intel(0):                 CR0e: 0x00
>(II) intel(0):                 CR0f: 0x00
>(II) intel(0):                 CR10: 0x9c
>(II) intel(0):                 CR11: 0x8e
>(II) intel(0):                 CR12: 0x8f
>(II) intel(0):                 CR13: 0x28
>(II) intel(0):                 CR14: 0x1f
>(II) intel(0):                 CR15: 0x96
>(II) intel(0):                 CR16: 0xb9
>(II) intel(0):                 CR17: 0xa3
>(II) intel(0):                 CR18: 0xff
>(II) intel(0):                 CR19: 0x00
>(II) intel(0):                 CR1a: 0x00
>(II) intel(0):                 CR1b: 0x00
>(II) intel(0):                 CR1c: 0x00
>(II) intel(0):                 CR1d: 0x00
>(II) intel(0):                 CR1e: 0x00
>(II) intel(0):                 CR1f: 0x00
>(II) intel(0):                 CR20: 0x00
>(II) intel(0):                 CR21: 0x00
>(II) intel(0):                 CR22: 0x00
>(II) intel(0):                 CR23: 0x00
>(II) intel(0):                 CR24: 0x00
>(II) intel(0): pipe A dot 25200 n 3 m1 17 m2 8 p1 8 p2 10
>(II) intel(0): SDVO phase shift 5 out of range -- probobly not an issue.
>(II) intel(0): pipe B dot 73571 n 3 m1 17 m2 6 p1 2 p2 14
>(II) intel(0): DumpRegsEnd
>(II) intel(0): xf86UnbindGARTMemory: unbind key 9
>(II) intel(0): xf86UnbindGARTMemory: unbind key 10
>(II) intel(0): xf86UnbindGARTMemory: unbind key 11

Actions: View

Attachments on bug 428283: 294391 | 294392 | 294393 | 294432 | 294433 | 294434 | 294435 | 294436